Abstract-In this paper, a plug'n'play control strategy proposed for modular online UPS system is presented, which allows to plug the UPS modules in or out randomly. This provides a less difficulty for the maintenance of the whole system. A two-level control scheme was proposed, including local controllers to achieve active and reactive power sharing and central controllers to maintain synchronization capability, which allows the online UPS modular system having faster dynamic performance according to the Standard IEC 62040-3. A detailed small signal mathematical model was developed in order to analyze the proposed modular online UPS system. Experimental results and data are presented to validate the stability analysis and support the proposed plug'n'play control feasibility.
. Online UPS system is becoming an effective equipment to solve the concerns about the power quality and reliability [2] , [3] . In [4] and [5] , a kind of poor power factor UPS structure is proposed using rectifier and battery as the dc source of the UPS, while a PFC is chosen to form the dc side in order to enhance UPS power factor performance in [6] and [7] . For the sake of smaller current and voltage stress and multioutput functionality, structures based on dual active bridge (DAB) converter are presented in [8] and [9] . Compared with the aforementioned structures, modular parallel online UPS systems are receiving much more attention due to their high flexibility [10] . Due to the physical parameters differences that may cause high circulating currents among the paralleled dc/ac modules, parallel algorithms, like those proposed in [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] , are becoming essential technology in the implementation of a modular online UPS system. Active and reactive power sharing, voltage amplitude, frequency, and phase are common basic elements that most of parallel control algorithms are taken into consideration in modular UPS systems.
By considering the existence of intercommunications, parallel technology can be categorized into two main groups [11] . With these critical communications among the modules, active and reactive power are well controlled and equally shared among different modules. For instance, centralized control [12] , master-slave control [13] , [14] , and average load sharing control [15] are three of the main techniques that rely on intercommunications. However, these critical intercommunications bring about some serious issues, such as reduced reliability, robustness, and modularity.
As a consequence, parallel control based on droop methods has been proposed [16] [17] [18] [19] [20] [21] [22] [23] . Basic type of droop control (mainly a P -controller for power regulation) is proposed in [16] [17] [18] [19] [20] . Hereby, it is assumed that the output impedance of the dc/ac in the UPS is mainly inductive. Thus, the active power of each dc/ac module is calculated in order to modify its own output voltage frequency, while reactive power is also required to regulate output voltage amplitude. Thus, output voltage of different dc/ac modules is regulated to the same value, while contributing to both active power and reactive power sharing among them. In order to analyze droop controller impact on system performance, detailed mathematical models are established [20] . Moreover, by modifying the dc/ac output impedance, the control can be simplified and improved. So virtual impedance concept is introduced by [21] . Additionally, in [22] , derivative component of the active and reactive power regulation is considered in order to enhance the parallel accuracy. Accurate small signal analysis has been achieved on both stability impacts and controller parameters selection. However, droop-controlled UPS system output voltage frequency and amplitude are inherently load-dependent. Thus, serious frequency deviations may occur under heavy-load operation, being not acceptable for bypass operation in online UPS system. On the other hand, output voltage amplitude slightly changes according to different load currents. As a result, secondary controllers are proposed to compensate such a kind of voltage and frequency deviations [27] .
Furthermore, in addition to the adjust of frequency, a phase loop can be included, which allows the increasing of the gain droops to get a faster response, but keeping the system damping level, that is, it is possible to accelerate the response without leading the system to a under-damped condition [24] , [25] . Additionally, active power sharing among dc/ac modules should be also taken into consideration. Instead of using only active and reactive power as the feedback for power regulation, a power reference is inserted into the regulation loop in [26] and [28] to enhance a faster dynamic performance. In order to achieve a tight control on power, a PI or PD controller for power regulation is used in [29] . Virtual impedance, mentioned in [27] , shows outstanding improvements on both power sharing and harmonic current sharing performance. Since in the proposed online UPS system, inductor current is measured to achieve inner current loop, a virtual impedance loop is inserted into the inner control loop to achieve both active power and harmonics sharing. Thus, a voltage amplitude drop may occur due to the virtual impedance loop. Thus, special efforts must be taken to compensate the output voltage phase shift and amplitude drop. As shown in Fig. 1 , two conventional P I controllers, G v_rec and G ph_rec , are used to restore output voltage amplitude and to adjust the phase shift in order to keep the UPS system output voltage tightly synchronized with the utility grid voltage. In Fig. 1 , different color lines in the CAN bus network denote different communication addresses for each phase. Each dc/ac module receives the amplitude and phase recover value through the CAN bus network. However, it can be seen that such kind of control architecture relies too much on the communication network. The central controller should be confirmed of the exact working numbers of the dc/ac modules in order to calculate the voltage amplitude and phase recovery reference. This will decrease the system reliability and increase the maintenance cost of the system. In order to achieve plug'n'play capability [30] , an improved control architecture is proposed as shown in Fig. 2 , by measuring voltage and frequency directly from the ac critical bus and removing the average blocks. Thus, the central controller can operate at any time without knowing the exact numbers of dc/ac modules. Moreover, a small signal mathematical model is established to analyze critical parameters performance on the proposed online UPS system output voltage. This paper is organized as follows. Section II depicts proposed plug'n'play control diagram. Section III shows the small signal modeling and the stability analysis with the experimental results is shown in Section IV. Section V presents the improved control experimental results. Finally, conclusions are given in Section VI. 
II. PROPOSED CONTROL
The proposed plug'n'play control diagram is presented in Fig. 2 . It can be observed that the central controller measures the ac bus voltage directly without using the average block Fig. 1 . With the previous control, the exact number of the connected units must be refreshed in real time to allow the correct calculation of the average value. For instance, if one dc/ac module plugs out and the n is kept the same, the output of average block will become smaller, which means that the feedback for the central controller will send an improper value for each unit in order to compensate the output voltage, which will affect the ac bus voltage controllability. Similarly, for phase regulation in the central controller, an improper average value calculation will imply a wrong phase compensation value, resulting in an abnormal system operation. In addition, average block depends too much on the communication network, which will decrease the system reliability.
Hereby, two typical P Is are used to recover the voltage amplitude and phase
The inner loop for the dc/ac modules is considered in αβ frame, which is shown in Fig. 3 . References are modified in abc frame and then transferred to αβ frame as shown in Fig. 3 . Two conventional P R controllers are used for the voltage and current loop frequency current resonant term, and the hth harmonic current compensation term, respectively. The local controller has the ability of compensating harmonics due to nonlinear load, whose behavior in closed loop is shown in Fig. 4 . Hereby, the local controller bandwidth is designed to be around 1.5 kHz since the switching frequency is 10 kHz. And the parameters range is chosen to be around the parameters shown in Table I -Control Parameters (dc/ac modules). At the same time, a bypass behavior is achieved at both 50 Hz and harmonic frequency point (250 and 350 Hz). Also 0 dB is achieved at these frequency points.
As mentioned in [22] , when the dc/ac output impedance is designed to be mainly resistance, the active power and reactive power that dc/ac module injects into the ac bus can be regulated by output voltage amplitude and phase angle, respectively. Thus, a virtual impedance loop and a Q − ϕ droop are embedded into the control scheme to realize parallel operation and power sharing as shown in Fig. 3 δ where n is the number of dc/ac module (1, 2, 3, . . . , N), k is the phase order (a, b,c), V nkref is the nominal voltage reference, R vir is the virtual resistor, δ nkref is the nominal phase reference, k ph is the phase regulating coefficients, and Q nk is the reactive power of each phase of each dc/ac module. Hereby, instead of modifying frequency, the proposed control regulates the phase angle according to output power. Thus, a better frequency behavior is achieved.
III. SMALL SIGNAL MODEL AND STABILITY ANALYSIS
This section presents the small signal model derivation process for the proposed online UPS system. Before modeling the system, some assumptions must be kept in mind, which are described as follows:
1) Assuming that the inner loop for dc/ac modules is well tuned and working well. Also the proposed controller presented in Fig. 5 presents a lower bandwidth compared to the PR internal controllers since they include low-pass filters in the phase and voltage loops, as well, the PLL naturally presents a lower bandwidth compared to its central frequency. Thus, the dc/ac modules can be considered as an ideal voltage source. 2) Since local controllers are carried out in the stationary reference frame (αβ), mathematical model is fully considered in αβ frame as well.
A. Small Signal Model for the Proposed Controller
In Fig. 5 , the small signal model for the proposed controller is presented, where the LC filters of the three dc/acs are connected to the same ac critical bus. Thus 
where ΔE m1 is the rms voltage value of dc/ac #1. Similar equation can be obtained in dc/ac #2 and #3. Since voltage restoration is carried out in phase and amplitude, respectively, the small signal model can be derived by considering the two main loops, namely rms voltage restoration loop and phase regulation loops ⎡ RMS block is considered as a low-pass filter, as shown in Fig. 5 . Thus, output voltage dynamics can be expressed as ⎡
Thus, (10) can be rewritten as ⎡
where
According to the PLL scheme shown in Fig. 6 , phase errors are derived as
error
so that the output of the detector is defined as
From the perspective of small signal analysis, the output of the phase detector is considered as (Δδ o − Δδ p ). Consequently, based on (8), phase-signal equations are derived as
As a result, a series of differential equation system is derived in a symbolic way as shown in (18)- (21) . By combining (11), (13) , and (17), it yields
Considering the vectors ΔX r and ΔX o represented by
The differential in (18)-(21) can be rewritten as
Here, ΔX r and ΔX o are two vectors with 12 variables, since ΔE ri , Δδ ri , Δω pi , Δδ pi , ΔE oi , and Δδ oi represent 1 × 3 matrices. Hence, (24) can be rewritten as
As for the dc/ac inner control loops, only phase and amplitude of output voltage should be taken into consideration.
However, the reactive power is calculated in a Cartesian coordinate system. So that output voltage of dc/ac is represented by E oi = e odi + je oqi (26) where e odi = E oi cos δ oi and e oqi = E oi sin δ oi .
Linearizing (27) 
Its linearization form around the equilibrium point is derived as
where 
(31) Rewriting (31) in symbolic form,
Thus, the vector ΔX o (23) can be converted to its vertical coordinate form ΔX odq as follows: 
Thus, it yields
(37) Symbolically, (37) is rewritten as follows:
and the vector ΔX r is derived as
Substituting (33) and (39) in (25), it yields to
which describes the small signal behavior of the controller presented in Fig. 5 around a certain equilibrium point by considering ΔE m and ΔQ av as the input variables.
B. Small Signal Model for the Whole System
The load and line impedances of the system can be defined, respectively, as
which admittances are shown as follows:
Consequently, the output currents can be derived as ⎡ 
Thus, (46) can be expressed in symbolic form as
and by linearizing (48), it yields
Since reactive power is obtained through an orthogonal system as
Then, the small-signal form of the reactive power is presented as
Thus, the symbolic form for (50) is derived as
By substituting (49) into (52), it yields
Considering the first-order low-pass filter used to calculate the reactive power, it can be obtained that
and the linearization form of the filter is obtained as follows:
By combining (53), its symbolic form is
Relating the vector e odq with X odq , we can rewrite (56) as
Thus, (12) can be rewritten as
Finally, an equation system composed by (41), (57), and (60) is obtained. On the other hand, there is a virtual impedance loop between E r and E o that can be expressed as
Thus,
Substituting (48) in (62), it yields
By linearizing (63), we can obtain the following small-signal approximation:
Then, relating (64) with ΔX rdq and ΔX odq , it can be obtained that
By combining (41) and (66), it yields
Considering (57) and (67), we can rewrite (66) as
Based on (57), (60), and (68), we can write the following state-space equation:
which depicts the performance of the system around the equilibrium point under an initial condition by giving a disturbance, hereby,
IV. STABILITY ANALYSIS
In order to achieve the stability analysis of the system, load step was carried out in the experimental setup, which is shown in Fig. 7 . The critical parameters are shown in Table I . Through dSpace, experimental data are extracted from the experimental setup, plotted in MATLAB, and compared with poles movement obtained from the mathematical model in order to analyze the six critical parameters impacts on system performance. Fig. 8(a) presents the system dynamics in case of changing k pv_sec . Since the model is considered in αβ frame, rms value of the ac critical bus is processed in αβ frame, i.e. 230 V rms means 281.69 V in αβ frame. It can be seen that, with k pv_sec being 0.5, 2.5, and 5, the system transient performance including ac critical bus voltage, active power, and reactive power, is becoming more and more damped. The poles movement is drawn with the same parameter changing range, shown in Fig. 9(a) . It can be observed that the poles are moving toward the real axis, which also indicates that the system is becoming more and more damped. The system performance when k iv_sec is 5, 20.5, and 50 is presented in Fig. 8(b) . It can be observed that ac critical bus voltage, active power, and reactive power tend to have oscillations, which indicates a less damped system. Poles movement with the same changing range, is presented in Fig. 9(b) , moving away from real axis. This means that the system is becoming less and less damped, which matches the experimental result. Fig. 10(a) shows the system dynamics when k ph is 0.0001, 0.0003, and 0.0005. Actually, the dynamics are almost the same in the experiment. But in order to show the process clearly, three curves are made manually a bit separated. It can be seen that all the poles of the system is kept in the same position [ Fig. 11(a) ], which means that it has no impacts on system performance.
In Fig. 10(b) , the impacts of the virtual resistor are depicted. Small impacts are observed on the active power and reactive power. However, it has significant impacts on the voltage sag amplitude in the transient process. With R vir increasing, the voltage sag becomes bigger. Fig. 11(b) presents the poles distribution condition regarding the same R vir variation range. The dominating poles have slight movements, which indicate that it has small impacts on the system performance. Based on IEC 62040-3, the voltage sags in the transient process should be controlled lesser than 10% optimally
i o and V o being the maximum output current and nominal output voltage.
In Fig. 12(a) , it can be observed that when the k pθ_sec is 0.2, 1, and 2, small difference is able to be seen in ac critical bus voltage transient, active power transient, and reactive power transient. Poles movement in this situation is presented in Fig. 13(a) . One pole is moving away from original point in the real axis and its impact on the system is becoming more and more unconspicuous. The remaining dominating poles do not move too much, which means that system performance is not affected too much. Fig. 13(b) shows the k iθ_sec effects on the poles movement. Poles tend to move away from real axis, which means that the system is less and less damped, as shown in Fig. 12(b) experimental data. Besides its impacts on ac critical bus voltage transient process, k pθ_sec and k iθ_sec also has impact on the synchronization process divergence speed of the proposed online UPS system, which is shown in Fig. 14. In Fig. 14(a) , the k iθ_sec is 10, 20, and 30, respectively, while k pθ_sec is remained fixed. It can be observed that the synchronization process tends to have oscillation with bigger k iθ_sec . Fig. 14(b) shows the synchronization process with variational k pθ_sec . While it increases, the system is becoming more and more damped without any oscillation.
V. EXPERIMENTAL RESULTS
By using the control parameters shown in Table I , experiments were carried out to validate the feasibility of the proposed plug'n'play control strategy. Fig. 15 presents the ac critical bus voltage restoration performance when one dc/ac is suddenly disconnected. It can be seen that the ac critical bus is tightly regulated to 230 V rms . During the transient, the voltage oscillation is kept under 15 V, i.e., 8.6% of the nominal output voltage. In Fig. 15(a) , the performance with previous control is presented. If one phase voltage of all modules is positive, for instance phase a, and when one module plug out without refreshing the dc/ac working number n, the average block output [(V 1a + V 2a + . . . V na )/n)] will become small. This means that the instantaneous input of the controller G v_rec becomes bigger. As a result, the output of the controller v a_rec is bigger, which means that a bigger voltage reference is generated. It can be observed that v a_rms had an overshoot. After some transient process, it reaches a random value that is not equal to 230 V. However, with the proposed control, the ac critical bus voltage can be recovered to 230 V as shown in Fig. 15(b) . Also, under nonlinear load conditions, a similar ac critical bus voltage performance is obtained as shown in Fig. 15(c) and (d) . Since the voltage variation is quite severe under previous control, the y-axis in Fig. 15 between previous control and improved control is different.
Since there is a low-pass filter in the rms value calculation block, the voltage transient process is slowed and it cannot precisely reflect the UPS output voltage performance. So that real-time voltage performance is obtained through scope to evaluate the plug'n'play performance. At the same time, power sharing performance between modules is also presented in Fig. 16 . At t a , dc/ac #3 is order to plug in and plug out at t b . The active power is well shared among the modules, as well as the reactive power. At t c and t d , a similar operation was carried out for dc/ac #2. It can be observed that both active power and reactive power are well shared. AC bus voltage transient behaviors during this two modules operation are presented in Fig. 17 and evaluated according to IEC 62040-3 [2] . Fig. 17(a) depicts the UPS output voltage transient performance at t a . It can be observed that the whole transient time duration is around 70 ms. The voltage overshoot when dc/ac #3 is reconnected is around 40 V, as shown in Fig. 17(a) , which is around 5.21% [(605-575 V)/575 V] of the nominal output voltage value. According to the standard shown in Table II , if the voltage overshoot is less than 10% of the nominal value, the transient duration time is in the range of 100-1000 ms when the load is either linear or nonlinear. Consequently, it can be concluded that the system performance meets the Standard IEC 62040-3 [2] .
Synchronization performance of the system was also tested as shown in Fig. 18 . Line-to-line voltage of phase a and b of the utility and proposed online UPS system is presented. It can be observed that the phase errors are reduced smoothly without causing any voltage oscillation.
VI. CONCLUSION
This paper has presented an improved control strategy for modular online UPS system, which aims at achieving plug'n'play capability. This control feature allows the system to be maintained with less difficulty, such as serious ac critical bus voltage oscillation, unbalanced power sharing performance, synchronization problems with the utility, and so on. The modules that need to be maintained can be stopped or started randomly without affecting the ac critical bus voltage. Besides the accurate active and reactive power sharing performance, the proposed control strategy presents a faster dynamic performance in case of module plugging out and in compared with the control methods proposed before according to IEC 62040-3. Moreover, a recovery and synchronization capability is achieved without using PLL. Experiments results are provided to validate the proposed control strategy. A detailed small signal model is derived to analyze the critical parameters impact on system performance using experimental data, which is able to be treated as a guidance to design the system.
